The architecture that uses a tighter coupling between the compiler and the processor is ____________

EPIC
Multi-core
RISC
CISC
EPIC  EPIC stands for Explicitly parallel instruction computing. It has a tighter coupling between the compiler and the processor. It enables the compiler to extract maximum parallelism in the original code.

Related posts

Which of the following is not a microprocessor?
A. Z8000
B. Motorola 6809
C. Zilog Z8
D. PIC1x
A parallelism based on increasing processor word size.
A. Increasing
B. Count based
C. Bit based
D. Bit level
A decoder is required in case of a ______________
A. Vertical Microinstruction
B. Horizontal Microinstruction
C. Multilevel Microinstruction
D. All types of microinstructions
Which of the following statements define Computer Graphics?
A. It refers to designing plans
B. It means designing computers
C. It refers to designing images
D. None of the mentioned
A data structure that follows the FIFO principle.
A. Queue
B. LL
C. Stack
D. Union
Which operation is shown in the following expression: (X+Yโ€™).(X+Z).(Zโ€™+Yโ€™)
A. NOR
B. ExOR
C. SOP
D. POS
The process in which a file is partitioned into smaller parts and different parts are stored in different disks is ____________
A. RAID
B. Mirroring
C. Stripping
D. RAID classification

Leave a Reply

Your email address will not be published. Required fields are marked *